## 28503 0 4 0 0 0 3 2 or 3 6 and 13 1 and (generat\$3 with (test adj case\$1) with rule\$1) 3 and "language" 3 and (bus with parameter\$1) 7 and (generat\$3 with (test adj case\$1)) bus functional language 1 and ("bus functional language") 1 and (parameter\$1 with (increas\$3 or increment\$2) with step\$1) 3 and 27 1 and (parameter\$1 with (increas\$3 or increment\$2)) 1 and (parameter\$1 with (stepwise)) 1 and ((bus with parameter\$1) with (increas\$3 or increment\$2)) 3 and (bus with parameter\$1) 1 and (((configuration or definition) near2 file) with rule\$1) 1 and ((bus near2 transaction\$1) with rule\$1) 3 and (generat\$3 with (test adj case\$1)) 1 and (((configuration or definition) near2 file) with syntax) 1 and (syntax with (reduce\$1 or condense\$1 or simplif\$3)) 1 and (bus with function with language\$1) 1 and ( (bus with parameter\$1) with chang\$3) 1 and (generat\$3 with (test adj case\$1)) 8 and ((test adj case\$1) with parameter\$1 2 and 3 1 and (bus near2 transaction\$1) Search String bus near2 function\$2 near2 language 3 and "bus function language" 1 and "bus function language" 5,867,400.pn. or 6,173,243.pn. 12 and 27 25 and 26 12 and (parameter\$1 with (stepwise)) 12 and ((test adj case\$1) with parameter\$1) 1 and ((configuration or definition) near2 file) ((digital or integrated) adj circuit\$1) with (simulat\$3 or verification or verify\$3 or design) ((digital or integrated) adj circuit\$1) with (simulat\$3 or verification or verify\$3 or design) 30 and ((bus near2 transaction\$1) or (test adj case\$1)) 1 and (parameter\$1 with (step\$1)) 12 and (parameter\$1 with ( increas\$3 or increment\$2)) EAST SEARCH USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM\_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM\_TDE USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM\_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; Databases

09/638268

Paul Bryan

こここよる

## neter\$1)

US 6321285 B1 US 6269467 B1 US 6269467 B1 US 6173243 B1 US 6173243 B1 US 6154801 A US 6154801 A US 6138207 A US 6088753 A US 6088753 A US 6081864 A US 6073194 A	US 6694501 B2 Block based design methodology US 6684277 B2 Bus transaction verification method US 6636907 B1 Transferring data between asynchronous devices US 6631470 B2 Block based design methodology US 66212307 B1 US 6621353 B2 US 6521353 B2 US 6521353 B2 US 6581194 B1 US 6581194 B1 US 65817478 B2 US 6567957 B1 US 6567957 B1 US 6460174 B1 US 6393500 B1 Block based design methodology Block based design methodology US 6567957 B1 US 6393500 B1 Block based design methodology	US 20020073380 A1 Block based design methodology with programmable components US 20020065641 A1 Method and apparatus for encoding and generating transaction-based stimulus for simulation US 20020016952 A1 Block based design methodology US 20010042237 A1 Block based design methodology US 20010039641 A1 Block based design methodology US 20010018756 A1 Block based design methodology US 20010016933 A1 Block based design methodology US 20010016933 A1 Block based design methodology US 6741190 B2 US 6725432 B2 US 6718411 B2 US 671504 B2 US 6701504 B2 Blocked based design methodology Block based design methodology US 6898002 B2 Blocked based design methodology Block based design methodology Block based design methodology Block based design methodology Block based design methodology Blocked based design methodology Blocked based design methodology Blocked based design methodology	sults or search set 20030201918 A1 20030115564 A1 20030101307 A1 20030070030 A1 20030070030 A1 20020186597 A1 20020166098 A1 20020103950 A1
s in a digital syster 20011120 710/306 20010731 716/1 20010109 703/14 20001128 710/119 20001024 711/118 s in a digital syster 20000711 710/306 20000627 710/100 20000606 710/100	gns	Julation 20020613 20020207 20020207 20011115 200110830 20040525 20040420 20040302 20040302	Issue Date Current OR Abstract ron designs 20031030 341/50 20030619 716/8 asigns implement 20030529 710/305 20030529 710/305 20030508 331/100 20030410 710/309 sub-micron desig 20021212 365/200 20021205 710/100 20021107 716/1 20020801 710/65

US 4326813 A US 20020103950 A	US 4825438 A US 4734909 A	US 5680643 A	US 5752002 A	US 5983303 A	US 5983306 A	US 6016525 A
US 4326813 A  Dot matrix character printer control circuitry for variable pitch printing US 20020103950 A  Automatic bus transaction verification method for ASIC, involves executing checking program	Bus error detection employing parity verification Versatile interconnection bus	Data bus including address request line for allowing request for a subsequent address word c	rully-pipelined fixed-tatency communications system with a real time dynamic bandwidth allow Method and apparatus for performance optimization of integrated circuit designs.	Bus arrangements for interconnection of discrete and/or integrated modules in a digital syster	PCI bridge with upstream memory prefetch and buffered memory write disable address range	Inter-bus bridge circuit with integrated loopback capability and method for use of same
19820427 358/1.8 20040127	19890425 714/56 19880329 370/462	19971021 710/35	19980512 703/14	19991109 710/315	19991109 710/310	20000118 710/100